CS 152 Cheat Sheet Jeffrey Shen Trop Handler: saves EPC before enabling interrupts to allow rested interrupts (1)(2) Early/Simple Machines Computer Architecture: design of the abstraction layers to Synchronous Trap: caused by exception on particular instr, nust be restarted implement info processing apps Instruction Set Architecture: contract between software Hold exceptions in pipeline until commit pt, earlier overrides later exception 4 hardware, giving programmer visible stake - Pipeline hazards avoided through software techniques 3 Microcoding : scheduling, loop unrolling Microcoding: Fechnique to manage control unit Delay unteloactes so all operations have some latency to unte 67 Memory Environment of the source by source by the source by the source by the source by the source of the Single-Bus Datapath for Micro coded RISC-V Ching by Decoder Latency: three taken for a single operation start to finish, memory access » processor cycle time Bandwidth: rate of which operations can be performed Main Memory olds user program written in macroinstructions, e.g., x86, RISC-V) Occupancy: the during which unit blocked on a operation In-order Superscalar Pipeline: Fetch multiple instriper cycle IR:=Mem dispatch on opcode Temporal Locality: if referenced recently, likely to be referenced again soon Reg[rd]:=A // Store return address (A:=PC from fetch) A:=A-4 // Recover PC (PC incremented in fetch) B:=Impl // Iump.ctule immediate A:=Reg[rs1] B:=Reg[rs2] Reg[rd]:=ALUOp(A,B) goto instruction fetch ALU: Spatial Locality: if referenced nearby, other close locations likely PC:=A+B // (Alternative: PC:=A+B-4) goto instruction fetch laches S:=heggrsss f (IALUOp(A,B)) goto instruction fetch //Not taker A:=PC //Microcode fall through if branch taken ALUI: N-Hay Associative Direct Napped Each memory addr associated U/ Each set is fully associative u/ over possible line within cache N lines in each set N compares MPC jump = next | spin | letch | dispatch | fine | fine Vertical Mode Harizontal index 🕌 -single datapath op per Minstr -fever microcode sleps -sparser encoding -> more bits - more compact -> less bits offset o 1 Indes Fully Associative Memory Tag (4) 5) Pipelining Line can go in any now, I set Iron Law: <u>time _ instr</u> * <u>cycles</u> * <u>time</u> program program instr cycle offect offect offect Fetch + Decode + Execute + Memory + Writeback F D X Memory N Offset Index lag Dishingwish Liff lines Structural Hazands: needs a resource bung used by another 4 Fix: adding more hardware instruction in pipeline specifies set location of byle m the line Bits: log_ (+ sets) u same index 4 Fix: adding more hardware Bits: Address bits-Index + sets = # lines/N Bits: Data Hazard: depends on data from prev instruction - RAN: Read after While, data-dependence logallinesize (bytes) bits-offset bits #lines = Cache size/line size - NAR: Nove after Read, anti-dependence <u>Replacement</u> Policy -NAW: While after While, output dependence Random : fast his Fix: Interlock: wait by holding next instr in issuestage Least Recently Used: (LAW) complex, must be updated every access His: Bypass: Resolve hazard earlier by bypassing when available First-In, First Out: (FIFO) highly associative caches hix: Speculate: guess on value, correct if wrong Not Most Recently Used (NMR4) FIFO w exception for most recently used in Control Hazard: depinds on branch/exception for nut-mstradde Average Nemory Access Time (AMAT). hit time + miss rate * miss penalty - Branch Delay Slots: next not after branch/jump is always executed before control flow change l complicates microarchitectures, removed in 1990s to improve performance, reduce any of the three 4 Fix: Branch Prediction: start executing next instructions Cache Misses: CPI: measure cycles from fast instructure to last instrainish) Compulsory: first reference to a line nisses even w) infinite cache Full by passing may be too expensive to implement 2) Capacity: cache too small mix would occur w) perfect replacement policy Exception : unusual inkinal event caused by program during execution Interrupt: external event outside of running program 3) Conflict: mice occurs be of collisions w/ line placement, Traps: Forced transfer of control to supervisor caused by would not occur w/ full associativity Asynchronous Interrupts: I/O device requests attention by Larger cache size: + b capacity, conflict misses - hit time? Higher associativity: + I conflut misses, - increases hit time asserting one of prioritized interrupt request lines


•	
Larger Line size: + & compolsory misses - 1 conflict, miss penalty	1
Larger Line size: + 6 compolsory misses - 9 conflict, miss penalty less try overbead	_
O Write Through: write both cache & memory	
· While Back: while caute only, memory written when entry encled	
Townle-allocate: only write main memory on miles	
() write allocater. Fetch into cache on miss	
4 Unite Buffer: hold updated value of location needed by read miss	
Is Sub-blocks (sector cache): volid bit added to units smaller	
than full line, read sub block on a miss	
	<u>M</u>
1. Multilevel Cache: increasing sizes of cache at each level	+1
local miss rate: miss in cache /access to cache	
Global miss rate: miss in cache/CPU memory accesses	- M
Misses per instruction (MPI). misses in eacher + of instr	
Inclusive multilevel coche: when coche only lines also in owker	-Pag
(8) frefetching	
Prefetching: speculate on Future instruction and	-Sł
	4
data accesses and letch into cache Usefulnecs: should produce hits	_PI
Timeliness: not later and not early	
) Prefetch on miss: prefetch b+1 on b miss	
2) On Block lookahead (OBL) scheme: petetch by for bacces	J,
3) Staded Prefetch follow sequence b+N, b+2N,	
9 Address Translation	AD
Base-and-Bound: base register and bound as boundaries	
	ha (as
- External Fragmentation: non configuous memory usage	cor
Paged Memory System: program generaled address split	(ca size
Into page num and offset, 11 1221 121	F
L1 index L2 index	com
(Processor level 1	cap
regioner, sach in services balles under service sach in servic	
+ Process momory grows and page in primary memory page in secondary memory shorts and shorts and a consistent page	add
- internal frequentiation: not all bytes of page used	add
Hierarchical Page Tables: multiple levels, allocate when needed	
Translation Lookaside Buffers (TLB): cache translations	imp
typially fully associative, random or FIFO	spe
	com
(10) Virtual Memory	for 0 µco pipe
Protection & Privacy: several 4400 w) private address space & one	usin µco
or more shared address spaces Demand Pacing Can him Drograms lance of the promonent memory	pipe
Second and and had been and a might man the	mac add
tage familes handled by	betv DRA
OS since it takes a while Lookup software	add
Virtual Index Virtual Tag Page Table Protection	
(VINT): crache before TLB Walk Check	
, translate on miss Page Fault Undate TIB Protection Physical	
-Prevent aliasing in Cache (OS loads page) Update Lob Fault Address (to cache)	
by direct mapped	


Exam

Law	<u> </u>																		
Microc	ode	Pseudo	Code	IdIR	Reg Sel	Reg Wr	en Reg	ld A	ld B	ALUC	p en ALL	ld MA	Men Wr	en Merr	i n Se	n 1	en Imm	ÍBr	Next Stat
WhemM	۲.7	MA <- 1	R[rs1]	0	rs1	0	1		•	•	0	1	0	0	Se	91	0	N	•
Allowind	L~J	A<-M if (A < B		0	* rd	0	0	1	*	* SLT	0 U 0	0	0	1			0	S N	DONE
loop		DOI	NE															z	
•		MA <- Mem	<-A	*	*	0	0	0	*	COPY		0	1	0	*	ľ	0	s	
		A, B <- R R[rd] <- A		0	rs1 rd	0	1	1	1 0	COPY	0 _A 1	*	0	0	*	+	0	N N	
square	,	A <- A-1 if (A==0)	noto	0	* rs2	0	0	1	0	DEC_A	_	*	0	0	*		0	N EZ	FETCH
•		FETCH0 R[rs2] <-		Ľ	102				Ŭ	0011							Ľ		TETOIR
-alway	s e	nd on	F	T	#0)				Γ	_		D	igil	rs				
lemory			virte	nl .	, dd	r 1 51	6 63	5			Du	àmo	<u> </u>	<u>A</u>	<u>x</u>		B	ina	n
Virtual D	mae	s = <u>-</u> 2							_		0	-)			00	
	U -	1	page	ન્ન	jk.	S					0				2			00 00	
											Ö	_			-		C	20	n 1
vex physi	in	mmu	1=1	PPA	1	bit	z 4	p	5C	-	ŏ			L	ł		C	51	00
			J						.0.	۱	0	-		S	5			01	
ge take	LU	ntry i	ંઠ ત	ndi.	λa	10	4	V	T	'	0				0				10
No.as B		۱ŬΙ	1	Ι.		100		_			0				7 8) 0	00
stores f		i an	l	na	S	VIN		~	3		0	-			9			0	
addre	s								_		ī				Å		1	0	10
N I				c		1		£.			1				B		I	0	11
hysical		mento .	1	4	Mv	4		ý	3		1	2			Ç		1	١	00
' ' '			<u> </u>						•		13	3			D		- 1		01
••••	ADI B	N + of Npasse	NGS.	et CPI	- L:						 	5		5	EF		1	1	$\frac{10}{11}$
In filly 100 -> St	ione		r	et CPI Mai	L: Ib lat	f	ר ה ר			 ;21	1	5		5	EF 72 8		1 3 2 ² 4	1	
In filly DD > St	ore upd 00	s Stor aled a mpulsory	re Cenni	onflie		f		apaci	ity		<u>ا</u> 8	· · · · · · · · · · · · · · · · · · · ·		5 29 16	F 4		4	1	11 21 2 ¹ 2 ⁰
In filly 100 -> St	co co co fewer	, : sho aled a	re Cenn	gram	ore	fi		apaci	ity		1 8 2 ⁷ 2 ⁶ 8 69	2 2 3 ne ache	2	5 29 16	F 2 ¹ 8	ate	4	mi +:	1 1 2 1 2 ¹ 2 ⁰ 2 1 ss penalty smaller
In filly DD → St halve line size (assoc + #sets	co co co fewer	structure structure	€ Ccm ↑: pro access	gram es mo total hisses	ore →					d incr	I 2 ⁷ 2 ¹ k 69 hit tin	2 3 ache small g che	2	5 29 16	F 2 ¹ 8 iss r	ate	4	mi +::	1 1 2 1 2 ¹ 2 ⁰ 2 1 ss penalty smaller
In fully $DD \Rightarrow St$ halve line size (assoc + #sets constant) $\Rightarrow 1/2$ constant) $\Rightarrow 1/2$ cluble #sets (capacity + line size constant) \Rightarrow	co co ↑: sho fewer brough access : ass	structure structure	CCM CCM ↑: prop access lines in more n ↑: low conflic and few	gram es mo total nisses er ass t miss wer pl	ore → soc = ses ↑ aces	to -	ca ↑:cap	acity	halve	bet incr ↓: sma che	I 27 2 27 2 5 69 hit ti smaller of ter than reased ta #sets ↑ aller; few aller; dev, fe	2 2 3 me ache small g cher ⇒ tag: er tag:	ck r	5 29 16 m t:sma nore c	F 2 ³ 8 iss r	ate cap mis	A	mi ↓: line in f: -: by	1 1 2 1 2 2 2 1 ss penalty ss penalty ss penalty ss penalty dominated outer men
In Ally $DO \Rightarrow St$ halve line size (assoc + #sets constant) \Rightarrow 1/2 double #sets (capacity + line ize constant) \Rightarrow halves assoc add good	co ↑: shot fewer brough access on con ↓: goot brings	mpulsory mrter lines = adj elems tt in w first coc no impact np miss od prefetcher data before	CCCC ↑: pros access lines in more n ↑: low conflic and few put sar ↓: pref brings	conflic gram es mo total hisses er ass t miss wer pl me ele fetche evicte	ct ore → soc = ees ↑ aces ement	to -	Ca ↑: capa -: capa not cha ↓: pref 'just in	acity acity ange fetch time	halve does	bet incr sma che mu:	hit tim smaller of ter than reased to #sets ~ aller; few socked, fe xed out effect: p	2 3 3 ache small g chei ⇒ tag: er tag: wer wa efetch	ck r	5 29 16 m t: sma nore c t: con	F 2 ³ 8 iss ra	ate cap mis	A sses	mi +:: line in f: -:: by (hier -:: incr	1 1 2 1 2 2 2 ss penalty smaller s brought aster dominated outer men rarchy BUT may rease due
In fully DD → St halve line size (assoc + #sets (capacity + line double #sets (capacity + line double dest (capacity + line add good prefetching ombine IS, DS →	co co co co co fewer: brough access on con ↓: goo	mpulsory mrter lines = adj elems tt in w first coc no impact np miss od prefetcher data before	COM COM COM COM CON	conflie gram es mo total hisses er ass t miss wer pl me ele fetche evicte ito \$	ct ore ⇒ soc = ses ↑ aces ement er ed line	to	ca ↑: capa -: capa not cha ↓: pref	acity acity ange fetch time	halve does	bet incr sma che mut not	I 2 2 2 2 2 2 2 2 4 4 4 4 4 4 4 4 4 4 4 4 4	2 3 3 ache small g cher ⇒ tag: er tag: ver va efetch tth	2 cck r s s ays	€ 29 16 m *: smanore c t: con . t: con . t: redu . ate . may ↓ .	F 2 ³ 8 iss r omp flict 1 uces : \$ m	ate cap mis mis	A , + sses sses ss	mi +: line in fi -: by f hier incr to p	2 1 2 2 2 2 2 2 1 ss penalty smaller s brought aster dominated outer men rarchy BUT may rease due populution
In fully $DD \Rightarrow St$ halve line size (assoc + #sets (capacity + line $capdouble #sets(capacity + line seconstant) \Rightarrow 1/2capdouble #sets(capacity + line seconstant) \Rightarrow 1/2capdouble dests(capacity + line seconstant) \Rightarrow 1/2seconstant) \Rightarrow 1/2$	co ↑: shot fewer brough access on con ↓: goot brings	mpulsory mrter lines = adj elems tt in w first coc no impact np miss od prefetcher data before	CCCC ↑: pros access lines in more n ↑: low conflic and few put sar ↓: pref brings	conflic gram es mo total hisses er ass t miss wer pl me ele fetche evicte to \$: conf inst li	ct ore ⇒ soc = ess ↑ aces ement er ed line	to - r r r cot re	Ca ↑: capa -: capa not cha ↓: pref 'just in	acity acity ange fetch time ss	halve does lines "⇒ ↓	bet d incr sma che mu: no e not slov	hit tim smaller of ter than reased to #sets ~ aller; few socked, fe xed out effect: p	ache small g chei g chei er tag: efetch tth : \$ sisingle	2 ck r s s s ays	m t: smaa t: con t: con t: con t: con t: con t: con	F 2 ³ 8 iss ra flict of uces : \$ m ases	ate cap mis mis nore may	A , + sses sses ss bt	mi +:: line in f: by f hier -: by f -: by f -: by f -: by f -: -: by f -: by f -: -: by f -: by f -:	2 1 2 2 2 2 2 1 ss penalty smaller s brought aster dominate- outer men rarchy BUT may rease due sollution dominate-
In fully $DD \Rightarrow St$ halve line size (assoc + #sets capa double #sets capactily + line $add goodprefetchingprefetchingprombine IS, DS \Rightarrow15 w combineda(assoc + line$	co ↑: shot fewer brough access on con ↓: goot brings	s Shore alea A mpulsory rter lines = ad jelems th in w first s occ no impact pamiss od prefetcher data before ad it	Com access lines in more n ↑: low conflic and feu brings back in may ↑ data + introdu	conflic gram total nisses er ass ver pl me ele fetche evicte tto \$: conf inst li icced	ct ore ⇒ soc = ess ↑ aces ement er ed line	to - r r r cot re	Cap →: cap not cha ↓: pref just in cap mis ↓: grea	acity acity ange fetch time ss	halve does lines "⇒ ↓	bet d incr sma che mu: no e not slov	1 2 2 2 2 2 2 2 4 4 4 4 4 4 4 4 4 4 4 4 4	ache small g chei g chei er tag: efetch tth : \$ sisingle	Ck r s s s s yys r t tall i	S 29 16 16 1 10 1	F 2 ³ 8 iss ra flict of uces : \$ m ases	ate cap mis mis mis iore may acc	A sses sses y↑: bt cess	mi infi infi incr by hiel incr to p incr to p	2 1 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
In Ally DD + St halve line size (assoc + #sets capa double #sets capacity + line ze constant) + 1/2 cap double #sets capacity + line size constant) + halves assoc add good prefetching mobine (5, DS + 19 (assoc + line) size constant)	concentration of the second se	Shring alean and a shring alean and a shring alean and alean and alean and alean and alean and a shring a	Common ↑: pror brings back in may ↑ +: pror brings back in may ↑ et nor PC PC	conflie gram total hisses er ass t miss wer pl ne ele fetche evictes : conf inst li icced	ct pre ⇒ socc = eres ↑ acces er ed lines alicts t nes a ↓ ↓	to	Cap →: cap not cha ↓: pref just in cap mis ↓: grea	acity acity ange fetch time ss ater c CPI ntrol also I	halve does lines "⇒ ↓ cap	bet incr sma che mu: no i not slov por	1 2 2 2 2 2 2 2 4 4 4 4 4 4 4 4 4 4 4 4 4	ache g che ⇒ tag: g che singl	ck r s s avys tall i /cycl eanin ne; o	m m t: smaa nore c t: con t: con	F 2 ³ 8 iss r ass r omp flict 1 uces \$ m OR asses data 1 ??: oft	mis mis mis acc e acc	A sses ss y ↑: cess exec dela	mi ↓:: line line by of hier by of hier hier by of hier hier by of hier hier by of hier hier by of hier hier by of hier h	1 1 2 1 2 2 0 2 1 2 2 0 2 1 2 2 1 2 2 2 2
In fully $DD \Rightarrow St$ halve line size (assoc + #sets $(capacity + line ze constant) \Rightarrow 1/2capdouble #sets(capacity + line ze constant) \Rightarrow 1/2add goodprefetchingprefetchingprefetchingthe size constant) z = 1130 (assoc + line size constant)14d a branch dela$	co trishic brougg access on con trigs we need	Shring a Ked a mpulsory Inter lines = adj elems to the work of the former of the former of the former data before dit t: must inss: when the br slot cannot the model	Common of the second se	conflie gram total nisses er ass t misss wer pl fetche evicte to \$: conf inst li icced	ct pre → isoc = ↑ eres ↑ isoc = ↑ eres ↑ isoc = ↑ eres ↑ isoc = ↑	to - r r r co tre : sor imina kecut	Cap ↑: cap not cha ↓: pref just in isap mis ↓: great ↓: great ↓: great ↓: great ↓: great ↓: great ↓: great ↓: great	acity ange fetch time ss ater c CPI ntrol also I ckly n mo	halve does lines "⇒↓ cap	no not	hit tier A bit tier hit	2 3 3 ache small g che- small g che- small g che- small g che- small g che- tag small single single ffreq s conds the pipeli e: no so conds con	ck r s s ays tall i /cycl eanin brann rol lo ncr c	m m t: smanore c t: con t: redu t: redu texible edge c st + c gfully ch kill gic + rit	flict assestata asse	ate mis mis mis acc ed acc ed acc	A sses sses ss y↑: bt sess exec dela w us hly if	mi ↓:: line in f: inc: by · hier by · hier utior utior as or y slo as or y slo as or y slo as or y slo as or y slo as or y slo	1 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 2 1 2 2 2 1 2 2 2 2 1 2
In Ally DD + St halve line size (assoc + #sets capa double #sets capacity + line ze constant) + halves assoc add good prefetching mobine (5, DS + 15 w const + 10 + 10 + 10 + 10 + 10 + 10 + 10 + 1	co trisht fewer fewer f	Shring a lead and a lead a	Comment Comment Conflic and fet brings back ir brings back ir mare n data + introdu mare n data + introdu por er conflic and fet brings back ir introdu conflic and fet brings back ir introdu conflic and fet brings back ir introdu conflic conflic and fet brings back ir introdu conflic confl	conflid gram total iisses er ass t misses fetche evicte to \$: conf inst li icced	ct pre ⇒ is coc = = ees ↑ acces ement licts t el e) ↓ el e) ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑	to	ca ↑: cap not cha ↓: pref just in cap mis ↓: grea ↓: grea (me coo ated, a te quid n meal	acity acity acity acity acity ss ater c CPI also I ckly n mo trol I	halve does lines "⇒ ↓ cap haza NOPs re sta ogic d by	bet incr sma che mu: no i no i not slov por ages, dep.	I Smaller (b Smaller) (b Sm	2 3 3 ache g che- g che- single g che- single che- single g che- single che- single che- single che- single che- single che- single che- single che- single che- single che- che- single che- single che- che- single che- single che- che- single che- single che- single che- che- che- che- che- che- che- che	ck r s s s yys tall i f tall i f cycl eanin ne; o bran r c c c c f f e s tarr f f s	m m t: sman nore c t: con t: c	A 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	ate cap mis mis mis core acco ed core i de ed i f	A sses ss y↑: bt cess exec dela w us hly if ken a	mi +:: in fi by the int to p hier -: by the to p by the to p by the to p	a construction of the second s
In Ally DD -> St (assoc + #sets capacity + line (assoc + #sets capacity + line double #sets capacity + line add good prefetching ombine (S, DS -> add good prefetching ombine (S, DS -> line add good prefetching line add good prefetching line add good prefetching line add good prefetching line add good prefetching profetching line add good prefetching line add good line add good add good line add good add	co ↑: shc fewer -, access , ass on con ↓: goc brings we need access st st SA	Shring a lead of the second seco	Comment Comment Conflic and fet brings back ir brings back ir mare n data + introdu mare n data + introdu por er conflic and fet brings back ir introdu conflic and fet brings back ir introdu conflic and fet brings back ir introdu conflic conflic and fet brings back ir introdu conflic confl	conflid gram total iisses er ass t misses fetche evicte to \$: conf inst li icced	ct pre ⇒ icoc = + aces s mment ed line licts t el e) ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	to	cap ··· cap ···· cap ····· cap ···· cap ···· cap ····· cap ······ cap ······ cap ······ cap ····· cap ······ cap ······· ······ cap ······ ······· ······ ······	acity acity arge fetch time ss ater c CPI ntrol lalso I ckly n mo trol I ckly	halve does lines "⇒ ↓ cap haza NOPs re sta ogic d by	bet incr sma che mu: no i no i not slov por ages, dep.	Il	ache small g che: \Rightarrow tag: efetcht th \Rightarrow single freq s is single freq s is single freq s is so, no r reg fil m is c	2 ck r s s ays led r r f curve curv	m m t: smanore c t: con t: con t: redui ate may ↓ redui texible existe e gfully f ch kill gic + ch kill gic + ct) = eess	flict i s mp omp flict i uces s m off fill ???: be ??: reg	ate cap mis mis mis core acco ed core i de ed i f	A sses ss y↑: bt cess exec dela w us hly if ken a	mi +:: in fi by the int of p hier -: by the to p by the to p by the to p	a construction of the second s
In Ally DD → St halve line size (assoc + #sets capa cd oustant) → 1/2 cap double #sets capacity + line size constant) → halves assoc add good prefetching ombine IS, DS → 15 w (combined 15 w	co co f:shc fewer. brougf dever. brougf access : ass on con d: goo brings we net dever. brougf troug brings we net dever. brougf st st st f f f f f f f f f f f f f f f	Shring a lead of the second seco	Comment Comment Conflic and fet brings back ir brings back ir mare n data + introdu mare n data + introdu por er conflic and fet brings back ir introdu conflic and fet brings back ir introdu conflic and fet brings back ir introdu conflic conflic and fet brings back ir introdu conflic confl	conflid gram total iisses er ass t misses fetche evicte to \$: conf inst li icced	ct pre → is is coc = = + acces er ed line ed line is is is is is is is is is is	to - re es "co ot re : sort : car : loa sts v : less : coo : coo	cap ··· cap ···· cap ····· cap ···· cap ···· cap ····· cap ······ cap ······ cap ······ cap ····· cap ······ cap ······· ······ cap ······ ······· ······ ······	acity acity ange fetch time ss ater c CPI ntrol lalso I ckly n mo trol kly lowen trol kly se shr sses +	halve does lines "⇒↓ cap haza NOPs tre sta ogic d by nore t for unk - + less	ded inc: smachen mu: no onot slov por ages, dep. stalls →	Il	ache small g che- small g che- small g che- th single g che- th single single single single single single single conds c	ck r ss sys tall i f cycl eanin ne; o bbran rol lo bbran rol lo effe sters e acc on cri ycle	m m t: smae nore c t: con t: con t: redu t: redu t: redu t: con t: c	flict i uces \$m ???: be ???: reg \$	ate cap mis mis mis acc ed : de ten ed : on tal : if gs	A a a a a b a b a b a b a a b a a a a a a a a a a a a a	mii v:::eliine ine by o hier by o hier by o hier by o hier by o hier inc to p vy slov ceful to raw dv=s ; maii	a l l l l l l l l l l l l l l l l l l l
In Ally In Ally DD → St (assoc + sises (assoc + sises) (b) + 1/2 (c) + 1/2	Co Co T: sho brougi access on con 4: goc brings we ned ay slot st st st st st Finsts mpl: RISC	Shring a lead of the second seco	Comment Comment Conflic and fet brings back ir brings back ir mare n data + introdu mare n data + introdu por er conflic and fet brings back ir introdu conflic and fet brings back ir introdu conflic and fet brings back ir introdu conflic conflic and fet brings back ir introdu conflic confl	conflid gram total iisses er ass t misses fetche evicte to \$: conf inst li icced	ct pre acces trener directs t ness a ediline ediline v elice exp or or or or elice v trener elice v trener v or elice v v or or or or or or or or or or	to - r es "c ot re : sora : car mor : loa sts v : les: emo : coc wer : ut c	cap ···: cap ····: cap ····: cap ····: cap ·····: cap ·································	acity acity ange ietch time ss ater c CPI n mo trol li lower use n time e shr ses + time gine	halve does lines "⇒↓ cap haza NOPs re sta ogic d by nore t for unk - t less e	e bet inct sma che mut not f: slov por rds ; ages, dep. stalls →	Il	2 3 3 A ache ache ache ache achee achee ache	ck r s s ayys tall i tall i ta	f: smamore c f: con	Filter of comp filter of comp filter of comp filter of comp filter of comp or c	ate cap mis mis mis acc ed if gs if gs if gs acd if gs if gs	A a a a a a a b a a a a a a a a a a a a a	mii ↓:: Inne in fr inct in fr inct int int	smaller a construction see few mailer aster as
In Ally In Ally DD → St halve line size (assoc + #sets cap double #sets capacity + tis capacity + tis add good prefetching ombine IS, DS → tis w combined ap (assoc + line size constant) dt a branch dela dt a complex in: duce #regs in IS hyprove mem acc hyprove mem acc hyprove tis coded engine → tis deco sing wider µcod	control of the second of	Shring a lead of the second seco	Common of the second s	conflit gram total inisees er asse t misse er asse t misse evicte tots : conf inst li icced : : conf inst li icced : : : : : : : : : : : : : : : : : : :	ct pre ⇒ isocc = ces ↑ isocc = c	to - r r ess " co tre : sorr imination : coar : coa	ca ↑: capinot cha +: pref ijust in ap mis +: great +: g +: g	acity acity arge etch time ss ater c CPI ntrol lalso I ckly n mo trol l ckly ower time e shr time e shr time croin	halve does lines "⇒↓ cap haza NOPs tresta ogic d by nore for unk -s s le e e nees s/inst	bet d incr sm che mu: no i no i no i no i no i no i no i so so so so so so so so so so	Il Il Il Il Il Il Il Il Il Il	ache small g chea small g chea single g chea single single ache single single single cont sisingle cont cont sisingle cont sis cont sis cont sis cont sis cont sis cont sis cont sis co	ck r s s ayys tall i tall i f tall i f concr c effe stersse acco on cri ycle mple tall 1 codin	m m f: con t:	flict 1 assess r offi assess r offi assess r offi fill ???: be ???: co dis ???: co dis ???: co dis ???: pip	miss miss miss e e e d e e d e e d e e d e e d e i s s s s s s s s s s s s s s s s s s	A sses sses sses sses bt bt bt bt bt bt bt bt bt bt	dv=ss inn het	1 1 2 1 2 2 1 2 2 2 1 2 2 2 1 2 2 2 2 1 2
In Alyg DD → St halve line size (assoc + #sets (capacity + line ze onstant) → 1/2 cap double #sets (capacity + line ize constant) → halves assoc add good prefetching ombine IS, DS → 1.5 w combined is a combine IS, DS → 1.5 w combined is constant) dd a branch dela dd a complex in: dd a complex in: is code dengine → coded engine → coded machine pelline i a µcode	Co t: sho brough access on con 4: goc brings we ned ay slot st st SA coss arguings we ned arguings brough bro	Shring a Key and a second	Common of the second s	conflit gram total inisees er asse t misse er asse t misse evicte tots : conf inst li icced : : conf inst li icced : : : : : : : : : : : : : : : : : : :	tt pre ⇒ isoc = + exes + + ed line isoc = + eles + el	to - re re : sort : car mor : loa sts v : less emo : car mor : car : mor : car : imina : imina : car : imina : imina : car : imina : im	ca →: capp →: capp mis ↓: pref just in is ap mis ↓: great ↓: great	acity ange etch time ss ater c CPI ntrol lalso I ckly n mo trol lalso I ckly n mo trol lalso I ckly accession trol lalso I ckly accession time ss + time ss ater c critical ckly accession time charter (critical ckly accession time charter (critical ckly accession charter (critical ckly accession charter (critical ckly accession charter (critical ckly accession charter (critical ckly accession charter (critical ckly accession charter (critical ckly accession charter (critical ckly accession charter (critical ckly accession charter (critical charter (critical ckly accession charter (critical charter (critical) charter (critical)	halve does lines "⇒↓ cap haza NOPs tre sta ogic d by hore s for unk - + less e e neee s/inst	beter d incr smith che mui no not slov por ages, ages, dep. stalls → ds che slov por	Il III IIII IIIIIIIIIIIIII	ache small g che- small g che- small g che- the small g che- the small g che- the small g che- the small g che- the small g che- the small g che- the small g che- the small sisnigle freq s conds to the sisnigle conds to the sisnigle conds to the sisnigle conds to the sisnigle the sisnig the sisnigle the sisnigle th	ck r s s s ayys tall i tall i	<pre>S S 2 9 m m t: smaa nore c t: con t: c</pre>	4 2 iss r flict of the second sec	ate miss miss miss miss miss miss miss mis	A sses ss ss ss bt cess bt cess exec dela w us bly ff ken a prog ain a size, v=cc acrea ane is ide µ time time time	<pre>mi mi utior dv=ss imai dv=ss</pre>	a l l l l l l l l l l l l l l l l l l l
In Ally $DO \Rightarrow St$ halve line size (assoc + #sets constant) \Rightarrow 1/2 double #sets (capacity + line ize constant) \Rightarrow halves assoc add good	Co Co T: sho brough access on com 4: goc brings we ned ay slot st st SA cesss finsts mpl: rings r	Shring a Key and a second	Common of the second s	e @	tt pre → pres ↑ pres ↑ pres ↑ pres ↑ pres ↑ pres ↓ pres ↓ pr	to -r es "co tree" : sorr : loa : car : loa : car : loa : car : loa : car : loa : car : ino : car : ca	ca →: capp ot cha ↓: pref just in in aap mis ↓: great ↓: g	acity acity acity ater c cPI ntrol li ckly n mo trol li ckly n mo trol li ckly n mo ses + th time e shr ses + th tise s s c c c c c c c c c c c c c c c c c c	halve does lines "⇒ ↓ cap haza NOPs haza ogic d by hore t for unk - k less e e e nee s/inst	bet d inct smith che muit no i not not sche muit sche muit sche muit sche muit sche muit sche muit sche muit sche muit sche sche muit sche sche muit sche sch	Il is a second se	ache small g cheis small g cheis small g cheis r tag g cheis r tag g cheis r tag g cheis r tag g cheis r tag g cheis r tag g cheis r tag er tag g cheis r tag r tag r tag er tag g cheis r tag r tag g cheis r tag g cheis r tag g cheis r tag g cheis r tag r tag r tag r tag r tag er tag g cheis r tag r tag t	ck r s s ayys tall i /cycl aanin ne; o bbran ror cc effe se acc op crife sters se acc op crife sters se acc op crife sters se acc op crife sters se acc op crife se acc op crife acco op crife acco op crife acco op crife acco op crife se acco op crife se acco op crife se acco op crife acco op crife se acco op crife acco op crife	m r: sma more c r: con t: con t: redu dege c sst + c e gfully r. t kill gic + ritic t bill gic + ritic t bill gic + ritic t bill sst + c e gfully gic + t path xity ucode g = er st + code g = er st + code g = er st + code g = er st + code g = code st + code c	flict 1 aller of omp flict 1 aller of omp flict 1 aller of omp flict 1 aller of omp flict 1 aller of omp onp flict 1 aller of omp onp flict 1 one onp flict 1 one one one one one one one one	ate capp miss miss miss miss accca e de de de de de de de de de de de de d	A asses	mi +:: in fi	a l l l l l l l l l l l l l l l l l l l


Midterm	2
---------	---

Cheetsheet





Fixed found foly Scheduling () Find longest lakency between instr (3) last - first ≥ lantency Data Rependent Scheduling steady state: max # insv thread an execute (3) Find larmacy of subtract ③ (Steady Stole) FN ≥ latoncy - (instr between longest bleng



Store Buffer: allows stores to buffered while waitry Gr access to shared memory

T50 (Total Store Order): strongest memory model in common use

-allows local buffering of stores by processor Strong Memory consistency Models: more guarantees on ordering of loads & stores across hardwore threads, easier ISA-level programming model, more hardwore Weak, multi-copy-atomic memory models: processor sees writes by another processor in some order Neak, non-multi-copy-atomic memory models: processor can see another writes in diff orders Paland Memory Models: pack

Relaxed Memory Models: each program can have diffmemory models

23 Synchronization

Mutual Exclusion: to avoid a deadlock, let process give up reservation while waiting Deficients Algorithm

Process 1

Process 2

... c1=1; turn = 1; L: *if* c2=1 & turn=1 *then go to* L < critical section> c1=0; c2=1; turn = 2; L: *if* c1=1 & turn=2 *then go to* L < critical section> c2=0;

Regular loads and stores in SC model sufficient to implement mutual exclusion

Atomic Nemory Operations (ANO): two ordering bits acquire and release

Non-blocking synchronization allows critical sections to execute who taking lock

Compare - and - Swap: complex instr, double compare - and-Swap to access two words

Lond - Reserved / Store - Conditional . Inc. in cache in E/M store

RISC-V Atomic Instr: guaranteed forward progress for simple operations

Exam

VILPT: min associativity for no wirthal address aliasing in VILPT (num Ways) + (num sets) + (Line size) < (Page size) 2¹⁵ < 2¹², 8 associating needed

Coherence Protocol

initial state	other	ops	actions by this	final	this	other	men
	cached		cache	state	cache	caches	
Invalid	no	none	none	I			yes
		CPU read	CR	CE	yes		ye
		CPU write	CRI	OE	yes		
		replace	none		impo	ssible	
		CR	none	I		yes	ye
	1	CRI	none	I		yes	
		CI	none		impo	ossible	
		WR	none		impo	ossible	
		CWI	none	I			yes
Invalid	yes	none		I		yes	ye
		CPU read		CS	yes	yes	ye
		CPU write		OE	yes		
		replace	same		impo	ssible	
	1	CR	as	I		yes	ye
		CRI	above	I		yes	
	1	CI		I		yes	
		WR	1	I		yes	ye
		CWI		I			ye
initial state	other	ops	Actions by this	final	this	other	men
	cached		cache	state	cache	caches	
cleanExclusive	no	none	none	CE	yes		ye
		CPU read	none	CE	yes		ye
	1	CPU write	none	OE	yes		
		replace	none	I			ye
		CR	none or CCI1	CS	yes	yes	ye
		CRI	none or CCI1	I		yes	
		CI	none		impos	sible	
		WR	none		impos	sible	
		CWI	none	I			ve

Cache coherence

ID	Event	Message Shared	Cachel State	Cache1 State	Cache2 State	Main Memory Up-to-Date?
0	CPU0: read A	0:CR	CE	I	I	Yes
1	CPU2: write B	2:CRI	I	I	OE	No
2	CPU1: read B	1:CR; 2:CCI	I	CS	OS	No
3	CPU1: write B	1:CI	I	OE	I	No
4	CPU2: write A	2:CRI; 1:CCI	I	I	OE	No
5	CPU0: write B	0:CRI; 2:CCI	OE	I	I	No